

Abstract of the Disclosure

A method for forming a DRAM cell wherein a semiconductor substrate having an n⁺ buried layer is etched
5 to form a contact hole for storage electrode, and a MOS transistor of vertical structure having the n⁺ buried layer as an impurity region is formed therein is disclosed.